


FIG. 1  
DATA PATH






FIG. 3




FIG. 4

CACHE MEMORY 220

BACK PLANE 302

MESSAGE NETWORK BOARD 30Y1

MESSAGE NETWORK BOARD 30Y2

TO/FROM DISK DRIVES 140  
TO/FROM HOST COMPUTER / SERVER / HOST PROCESSOR 120

DIRECTOR BOARD

DIRECTOR BOARD

DIRECTOR BOARD

DIRECTOR BOARD

DIRECTOR BOARD


DIRECTOR BOARD


BACK PLANE 302


CACHE MEMORY BOARD

CACHE MEMORY BOARD

FIG 5



[illegible]






FIG 8

FIG 8A










FIG 8B





CPUBUS317




F1610

420

Receive Datapath

CPU BUS 317



# Message Bus Send Operation

FIG. 11A




FIG 11


FIG 11A








FIG 11B

2025-11-19 14:23:00

Message Bus Send Operation Continued

F1611B





# Message Bus Receive Operation

FIG. 12A





FIG 12

FIG 12A  
FIG 12B



Message Bus Receive Operation Continued



F1412B

# Message Bus Acknowledgement Operation

F-14.13






FIG 1AA

Xmit CPU flow




F1414B

Xmit Msg flow



F1615A

Rec msg fl w



P1415B

Rec cpu flow

